SC|05 SC|05 Gateway to Discovery
About Interactive Schedule Programs Registration Exhibits Initiatives & Challenges News & Press Hotel & Travel

You currently have 0 events on your schedule.

Schedule: November 12-18th 2005
Entire WeekSaturdaySundayMondayTuesdayWednesdayThursdayFriday

P03: Early Evaluation of the Cray XT3

Session: Posters: Applications

Event Type: Poster

Time: 5:00pm - 7:00pm

Speaker(s): J. S. Vetter, S. R. Alam, T. H. Dunigan, Jr., M. R. Fahey, P. C. Roth, P. H. Worley, J. S. Vetter

Location: 4th Floor South Lobby


Oak Ridge National Laboratory recently received delivery of a 25 TF Cray XT3. The XT3 is Cray’s third-generation massively parallel processing system. The system builds on a single processor node—the AMD Opteron—and uses a custom chip—called SeaStar—to provide interprocessor communication. In addition, the system uses a lightweight operating system on the compute nodes. This poster describes our initial experiences with the system, including micro-benchmark, kernel, and application benchmark results. In particular, we provide performance results for important Department of Energy applications areas including climate and fusion.

Chair/Speaker Details:

J. S. Vetter

S. R. Alam

T. H. Dunigan, Jr.

M. R. Fahey

P. C. Roth

P. H. Worley

J. S. Vetter